# Table of Contents

Organizing Committee ................................................................. iii
Advisory Board Members .............................................................. vi
Steering Committee ........................................................................ vii
General Chair's Message ................................................................. xi
Technical Program Committee ....................................................... xii
Technical Program Chair's Message ............................................... xv
Best Paper Award Candidates ....................................................... xvi
Keynotes Address ........................................................................... xvii
University LSI Design Contest Chair's Message ............................... 657
University LSI Design Contest Summary ......................................... 658
University LSI Design Contest Award Recipients ............................. 659
University LSI Design Contest Papers ............................................ 661
Conference Author Index ................................................................. 687
ASP-DAC '98 Call for Papers .......................................................... 691

**Session 1A**

**Rapid Prototyping**

Chair:  Sanjay Sawant  
Co-Chair:  Kazuhiro Shirakawa

1A.1  Co-evaluation of FPGA Architectures and the CAD System for Telecommunication  
Tsunemasa Hayashi, Atsushi Takahara, Ken-nosuke Fukami ................................................. 1

1A.2  A Rapid Prototyping Method for Top-down Design of System-on-Chip Devices Using LPGAs  
Fumio Suzuki, Hisao Koizumi, Katsuhiko Seo, Masanobu Hiramine, Hiroto Yasuura  
Kazuo Okino, Zvi Or-Bach ................................................................. 9

1A.3  Performance Test of Viterbi Decoder for Wideband CDMA System  
Jang-Hyun Park, Yea-Chul Rho ............................................................ 19

**Session 1B**

**Delay Estimation and Optimization**

Chair:  Wolfgang Kunz  
Co-Chair:  Tomoyuki Fujita

1B.1  Delay Estimation and Optimization of Logic Circuits: A Survey (Embedded Tutorial)  
Masahiro Fujita, Rajeev Murgai .......................................................... 25

1B.2  Delay Estimation for Technology Independent Synthesis  
Yutaka Tomiya .................................................................................. 31

1B.3  Performance and Reliability Driven Clock Scheduling of Sequential Logic Circuits  
Atsushi Takahashi, Yoji Kajitani .......................................................... 37
Session 1C
Circuit Partitioning

Chair: Chung-Kuan Cheng
Co-Chair: Masato Edahiro

1C.1 CBLO: A Clustering Based Linear Ordering for Netlist Partitioning
Kwang-Su Seong, Chong-Min Kyung ................................. 43

1C.2 Design Driven Partitioning
Dirk Behrens, Erich Barke, Robert Tolkiehn ...................... 49

1C.3 A RTL Partitioning Method with a Fast Min-Cut Improvement Algorithm
Kenichi Kawaguchi, Chie Iwasaki, Michiaki Muraoka ............... 57

1C.4S Acceleration of Mincut Partitioning using Hardware CAD Accelerator TP5000
Masahiro Sano, Shintaro Shimogori, Fumiyasu Hirose ............. 61

Session 1D (Invited Talk)
Computing Brokerage and Its Application in VLSI Design
Youn-Long Lin ...................................................... 65

Session 2A
Application Specific Design

Chair: Neil Weste
Co-Chair: Hiroaki Kunieda

2A.1 A Programmable Application-Specific VLSI Architecture and Implementation for Speech Word-Recognizer
An-Nan Suen, Zhing-Fu Wang, Tswen-Duh Wang .................... 71

2A.2 A High Performance FIR Filter Dedicated to Digital Video Transmission
Shun Morikawa, Keisuke Okada, Isao Shirakawa, Sumitaka Takeuchi .... 77

2A.3 An Efficient Hierarchical Clustering Method for the Multiple Constant Multiplication Problem
Akihiro Matsuura, Mitsuteru Yukishita, Akira Nagoya ............... 83

2A.4 Structural Approach for Performance Driven ECC Circuit Synthesis
Chauchin Su, Kathy Y. Chen, Shyh-Jye Jou .......................... 89

Session 2B
Power: Estimation and Synthesis

Chair: Massoud Pedram
Co-Chair: Yusuke Matsunaga

2B.1 Statistical Estimation of Combinational and Sequential CMOS Digital Circuit Activity Considering Uncertainty of Gate Delays
Tan-Li Chou, Kaushik Roy ........................................... 95

2B.2 An Entropy Measure for Power Estimation of Boolean Functions
Chi-Hong Huang, Allen C.-H. Wu ...................................... 101

2B.3 An Enhanced Iterative Improvement Method for Evaluating the Maximum Number of Simultaneous Switching Gates for Combinational Circuits
Kai Zhang, Haruhiko Takase, Terumine Hayashi, Hidehiko Kita .... 107

2B.4S A Power Driven Two-Level Logic Optimizer
Jyh-Mou Tseng, Jing-Yang Jou ....................................... 113

2B.5S A Note on the Relationship between Signal Probability and Switching Activity
Qing Wu, Massoud Pedram, Xunwei Wu ............................... 117

xxiv
### Session 2C
**Timing-Driven Layout**

<table>
<thead>
<tr>
<th>Chair:</th>
<th>Wayne Wei-Ming Dai</th>
</tr>
</thead>
<tbody>
<tr>
<td>Co-Chair:</td>
<td>Takashi Mitsuhashi</td>
</tr>
</tbody>
</table>

**2C.1** Modeling and Layout Optimization of VLSI Devices and Interconnects in Deep Submicron Design (Embedded Tutorial)
- Jason Cong ........................................ 121

**2C.2** A New Layout-Driven Timing Model for Incremental Layout Optimization
- Fang-Jou Liu, John Lillis, Chung-Kuan Cheng ................. 127

**2C.3** Par-POPINS: A Timing-Driven Parallel Placement Method with the Elmore Delay Model for Row Based VLSIs
- Tetsushi Koide, Mitsuhiro Ono, Shin'ichi Wakabayashi, Yutaka Nishimaru .......... 133

**Session 2D (Invited Talk)**

**Java™ in Electronic Design Automation**
- Peter Denyer, Jean Brouwers .......................... 141

### Session 3A
**Co-Design Experience**

<table>
<thead>
<tr>
<th>Chair:</th>
<th>Ahmed Amine Jerraya</th>
</tr>
</thead>
<tbody>
<tr>
<td>Co-Chair:</td>
<td>Masaharu Imai</td>
</tr>
</tbody>
</table>

**3A.1** Polling-based Real-time Software for MPEG2 System Protocol LSIs
- Jiro Naganuma, Makoto Endo .............................. 145

**3A.2** Synthesis and Analysis of an Industrial Embedded Microcontroller
- Ing-Jer Huang, Li-Rong Wang, Yu-Min Wang .................. 151

**3A.3** ASAver.1: An FPGA-Based Education Board for Computer Architecture/System Design
- Hiroyuki Ochi ........................................... 157

### Session 3B
**Design Verification-Case Studies**

<table>
<thead>
<tr>
<th>Chair:</th>
<th>Kuang-Chien Chen</th>
</tr>
</thead>
<tbody>
<tr>
<td>Co-Chair:</td>
<td>Tomohiro Yoneda</td>
</tr>
</tbody>
</table>

**3B.1** Property Verification in the Design of Telecom Applications
- M. Bombana, P. Cavalloro, F. Ferrandi ........................ 167

**3B.2** Verification Methodology of Compatible Microprocessors

**3B.3** RTL Verification of Timed Asynchronous and Heterogeneous Systems using Symbolic Model Checking
- Vida Vakilotojar, Peter A. Beerel ...................... 181

### Session 3C
**Circuit Modeling**

<table>
<thead>
<tr>
<th>Chair:</th>
<th>Hideaki Asai</th>
</tr>
</thead>
<tbody>
<tr>
<td>Co-Chair:</td>
<td>Atsushi Takahara</td>
</tr>
</tbody>
</table>

**3C.1** CB-Power: A Hierarchical Cell-Based Power Characterization and Estimation Environment for Static CMOS Circuits
- Wen-Zen Shen, Jiing-Yuan Lin, Jyh-Ming Lu .................. 189

**3C.2** Power Consumption in CMOS Combinational Logic Blocks at High Frequencies
- Sri Parameswaran, Hui Guo .................................. 195

**3C.3** A New Approach for an AHDL Based on System Semantics
- Youssef Bourai, N. Izeboudjen, Y. Bouhabel, A. Tafat ............... 201

xxv
Session 3D (Special Session)
PCB Design and Electromagnetic Compatibility
- Integration of Layout and Signal-integrity Tools -
"EMC-Adequate Design of Printed Circuit Boards as a Part of the System Development"
W. John ............................................................ 207
"Crosstalk Noise in High Density and High Speed Interconnections due to Inductive Coupling"
Tetsuhisa Mido, Kunihiro Asada ................................. 215
"A System for Supporting Multi-Layered Printed Wiring Board Design"
Toshimasa Watanabe ............................................ 221

Session 4A
Analysis and Trade-Offs in System Synthesis
Chair: Daniel D. Gajski
Co-Chair: Mitsuo Ikeda
4A.1 Embedded Architectural Simulation within Behavioral Synthesis Environment
A. Jemai, P. Kission, A. A. Jerraya ................................. 227
4A.2 Evaluating Cost-Performance Tradeoffs for System Level Applications
Wei-Liang Ing, Allen C.-H. Wu, Cheng-Tsung Hwang ................................. 233
4A.3 A Quantitative Analysis for Optimizing Memory Allocation
Youn-Sik Hong, Choong-Hee Cho, Daniel D. Gajski ................................. 239

Session 4B
Technology Mapping
Chair: Rajeev Murgai
Co-Chair: Kiyoshi Oguri
4B.1 Concurrent Cell Generation and Mapping for CMOS Logic Circuits
Mineo Kaneko, Jialin Tian ........................................ 247
4B.2 Logic Synthesis for Cellular Architecture FPGAs Using BDDs
Gueesang Lee .............................................................. 253
4B.3 BDD Based Lambda Set Selection in Roth-Karp Decomposition for LUT Architecture
Jie-Hong Jiang, Jing-Yang Jou, Juinn-Dar Huang, Jung-Shian Wei ................................. 259

Session 4C
Floorplanning and Placement
Chair: Jason Cong
Co-Chair: Takahiro Watanabe
4C.1 General Floorplanning with L-shaped, T-shaped and Soft Blocks Based on Bounded Slicing Grid Structure
Maggie Kang, Wayne W.-M. Dai ........................................ 265
4C.2 A Building Block Placement Tool
Jonathon Dufour, Robert McBride, Ping Zhang, Chung-Kuan Cheng ................................. 271
4C.3S VEAP: Global Optimization based Efficient Algorithm for VLSI Placement
Kong Tianming, Hong Xianlong, Qiao Changge ................................. 277
4C.4S An Improved Objective for Cell Placement
Yu-Wen Tsay, Hsiao-Pin Su, Youn-Long Lin ........................................ 281
Session 4D (Special Session)
University LSI Design Contest Presentation
Chair: Kenji Yoshida
Co-Chair: Hitoshi Kitazawa

4D.1P HK86: An x86-compatible 32bit CISC Microprocessor

4D.2P Super Low Power 8-bit CPU with Pass-Transistor Logic
Kazuo Taki, Bu-Yeol Lee, Hideki Tanaka, Kenzo Konishi 663

4D.3P A Functional Memory Type Parallel Processor for Vector Quantization
K. Kobayashi, M. Kinoshita, M. Takeuchi, H. Onodera, K. Tamamaru 665

4D.4P High Speed Bit-Serial Parallel Processing on Array Architecture
Kazuhiro Ito, Takenobu Shimizugahira, Hiroaki Kunieda 667

4D.5P Self-timed 1-D ICT Processor
Johnston T. C. Pang, Oliver C. S. Choy, C. F. Chan, W. K. Cham 669

4D.6P A Real-Time High Performance Edge Detector for Computer Vision Applications
Fahad Alzahrani, Tom Chen 671

4D.7P An LSI Implementation of the Simple Serial Synchronized Multi-stage Interconnection Network
Takayuki Kamei, Masashi Sasahara, Hideharu Amano 673

4D.8P The RDT Network Router Chip
Hiroaki Nishi, Hideharu Amano, Katsunobu Nishimura, Ken-ichiro Anjo, Tomohiro Kudoh 675

4D.9P Single Cycle Access Cache for the Misaligned Data and Instruction Prefetch
Joon-Seo Yin, Hee-Choul Lee, Tae-Hoon Kim, Bong-Il Park, In-Cheol Park, Chong-Min Kyung 677

4D.10P VLSI Implementation of a Real-time Operating System
Takumi Nakano, Yoshiaki Komatsudaira, Akichika Shiomi, Masaharu Imai 679

4D.11P A CMOS Delayed Locked Loop (DLL) for Reducing Clock Skew to Under 500ps
Yong-Bin Kim, Tom W. Chen 681

4D.12P A Current Mode Cyclic A/D Converter with a 0.8μm CMOS Process
Masaki Kondo, Hidetoshi Onodera, Keikichi Tamamaru 683

4D.13P A Current-mode, 3V, 20MHz, 9-bit Equivalent CMOS Sample-and-Hold Circuit
Yasuhiro Sugimoto, Tetsuya Iida 685

Session 5A
Co-Design: Architecture and Partitioning
Chair: Stan Krolikowski
Co-Chair: Kazutoshi Wakabayashi

5A.1 Hardware-Software Co-Design: Tools for Architecting Systems-On-A-Chip (Embedded Tutorial)
Rajesh K. Gupta 285

5A.2 Trade-off Evaluation in Embedded System Design via Co-simulation
Claudio Passerone, Luciano Lavagno, Claudio Sansoè, Massimiliano Chiodo, Alberto Sangiovanni-Vincentelli 291

5A.3 A Transformational Codesign Methodology
Tommy King-Yin Cheung, Graham Hellestrand, Prasert Kanthamanon 299

Session 5B
Hierarchical/High-Level Testing
Chair: Chauchin Su
Co-Chair: Terumasa Hayashi

5B.1 A Testability Analysis Method for Register-Transfer Level Descriptions
Mizuki Takahashi, Ryooi Sakurai, Hiroaki Noda, Takashi Kambe 307
5B.2 Non-Scan Design for Testable Data Paths Using Thru Operation
Katsuyuki Takabatake, Toshimitsu Masuzawa, Michiko Inoue, Hideo Fujiwara ................................. 313

5B.3 Block-Level Fault Isolation Using Partition Theory and Logic Minimization Techniques
C.-J. Richard Shi .................................................................................................................. 319

5B.4S The Use of Hierarchical Information to Test Large Controllers
F. Fummi, D. Sciuto ............................................................................................................. 325

5B.5S Hierarchical Fault Tracing for VLSI Sequential Circuits from CAD Layout Data in the CAD-Linked EB Test System
Katsuyoshi Miura, Koji Nakamae, Hiromu Fujioka ................................................................. 329

Session 5C
Technology Related Issues
Chair: Kenji Taniguchi
Co-chair: Hiroshi Matsumoto

5C.2 Monte Carlo Simulation for Single Electron Circuits
Masaharu Kiritaka, Kenji Taniguchi ................................................................. 333

5C.3 Parallel Calculation of 3-D Parasitic Resistance and Capacitance with Linear Boundary Elements
Wenming Zhou, Zeyi Wang, Lan Rao .............................................................................. 339

5C.4 Simulation of Gate Switching Characteristics of a Miniaturized MOSFET based on a Non-Isothermal Non-Equilibrium Transport Model
Won-Cheol Choi, Hirobumi Kawashima, Ryo Dang .............................................................. 345

Session 5D (Special Session)
Multiproject Chip (MPC) Services for University and Industry
Organizers: Hideharu Amano, Tokinori Kozawa
Chair: Kazuhiro Ueda
Presented by
“The EUROPRACTICE MPC Service”
Carl Das ............................................................................................................................... 349

“Multi-Project Chip Activities in Korea -IDEC Perspective -”
Chong-Min Kyung, In-Cheol Park, Ho-Jun Song ................................................................. 353

“Multi-Project Chip Service for University and Industry in Taiwan”
Jen-Sheng Hwang .............................................................................................................. 359

“VLSI Design and Education Center (VDEC) Current Status and Future Plan”
Kunihiro Asada, Koichiro Hoh ............................................................... 365

Session 6A
Simulation Environment
Chair: Alec Stanculescu
Co-Chair: Fumiyasu Hirose

6A.1 Choosing a Digital Simulator
John Hillawi ...................................................................................................................... 371

6A.2 A Hardware/Software Co-simulation Environment for Micro-processor Design with HDL Simulator and OS Interface
Yoshiyuki Ito, Yuichi Nakamura ....................................................................................... 377

6A.3S VIDE: A Visual VHDL Integrated Design Environment
Jinian Bian, Hongxi Xue, Ming Su .................................................................................... 383

6A.4S Advanced Processor Design Using Hardware Description Language AIDL
Takayuki Morimoto, Kazushi Saito, Taisuke Boku, Hiroshi Nakamura, Kisaburo Nakazawa ......................................................................................................................... 387
Session 6B
Circuit Evaluation for Testability and Power Consumption
Chair: Sunil D. Sherlekar
Co-Chair: Yukiya Miura
6B.1 Adaptive Models for Input Data Compaction for Power Simulators
Radu Marculescu, Diana Marculescu, Massoud Pedram ........................................... 391
6B.2S Fuzzy-based Circuit Partitioning in Built-in Current Testing
Wang-Da unh Tseng, Kuo chen Wang ................................................................. 397
6B.3S Reducing the Complexity of Path Classification by Reconvergence Analysis
Paul Tafertshofer, Andreas Ganz, Manfred Henftling ............................................. 401
6B.4S Modeling and Detection of Dynamic Errors due to Reflection- and Crosstalk-Noise
Jurgen Schrage .......................................................... 405
6B.5S Fault Coverage Improvement Based on Error Signal Analysis
Mike W. T. Wong, Y. S. Lee, Yingquan Zhou, Yinghua Min .................................... 409

Session 6C
Circuit Design and Methodology
Chair: James B. Kuo
Co-Chair: Hidetoshi Onodera
6C.1 Low-Power Multiple-Valued Current-Mode Integrated Circuit with Current-Source
Control and Its Application
Takahiro Hanyu, Satoshi Kazama, Michitaka Kameyama ........................................ 413
6C.2 Analysis and Design of Multiple-Bit High-Order Σ-Δ Modulator
Hao-Chiao Hong, Bin-Hong Lin, Cheng-Wen Wu ................................................. 419
6C.3S Optimal Loop Bandwidth Design for Low Noise PLL Applications
Kyoohyun Lim, Seunghee Choi, Beomsup Kim .................................................... 425
6C.4S ±1.5V CMOS Four-Quadrant Multiplier
Simon C. Li ................................................................. 429

Session 6D (Panel Discussion)
Collaboration between University and Industry
Organizer: Tokinori Kozawa
Moderator: Tokinori Kozawa
Panelists: Ralph Cavin, Paul Six, Taro Okabe, Akihiko Morino, Hiroto Yasuura,
Youn-Long Lin .......................................................... 433

Session 7A
High-Level Synthesis Techniques for FPGA's and Regular Arrays
Chair: David Skellern
Co-Chair: Akira Nagoya
7A.1 ChipEst-FPGA: A Tool for Chip Level Area and Timing Estimation of Lookup Table
Based FPGAs for High Level Applications
Min Xu, Fadi J. Kurdahi .......................................................... 435
7A.2 Bit-Serial Pipeline Synthesis and Layout for Large-Scale Configurable Systems
Tsuyoshi Isshiki, Hiroaki Kunieda, Wayne Wei-Ming Dai ...................................... 441
7A.3 An Optimal Scheduling Method for Parallel Processing System of Array
Architecture
Kazuhito Ito, Tadashi Iwata, Hiroaki Kunieda ..................................................... 447
Session 7B
Decision Diagrams and Their Applications
Chair: G. Venkatesh
Co-Chair: Shinji Kimura

7B.1 AQUILA: An Equivalence Verifier for Large Sequential Circuits
Shi-Yu Huang, Kwang-Ting Cheng, Kuang-Chien Chen ........................................... 455

7B.2 On the Representational Power of Bit-Level and Word-Level Decision Diagrams
Bernd Becker, Rolf Drechsler, Reinhard Enders ............................................................ 461

7B.3 Learning Heuristics for OKFDD Minimization by Evolutionary Algorithms
Nicole Göckel, Rolf Drechsler, Bernd Becker ................................................................. 469

7B.4 On Properties of Kleene TDDs
Yukihiro Iguchi, Tsutomu Sasao, Munehiro Matsuura .................................................... 473

Session 7C
Circuit Analysis and Simulation
Chair: Beomsup Kim
Co-Chair: Yasuaki Inoue

7C.1 A Time-Domain Method for Numerical Noise Analysis of Oscillators
Makiko Okumura, Hiroshi Tanimoto .................................................................................. 477

7C.2 A New Linear-Time Harmonic Balance Algorithm for Cyclostationary Noise
Analysis in RF Circuits
J.S. Roychowdhury, P. Feldmann ......................................................................................... 483

7C.3 Enhancement of Parallelism for Tearing-based Circuit Simulation
Koutaro Hachiya, Toshiyuki Saito, Toshiyuki Nakata, Norio Tanabe ................................. 493

Session 7D (Tutorial)
Processor-Core Based Design and Test
Peter Marwedel .................................................................................................................. 499

Session 8A
Estimation from High-Level/RTL Descriptions
Chair: Rajesh K. Gupta
Co-Chair: Toshihiro Hattori

8A.1 Architecture Evaluation Based on the Datapath Structure and Parallel Constraint
Masayuki Yamaguchi, Akthisa Yamada, Toshihiro Nakaoka, Takashi Kambe ................. 503

8A.2 A Constructive Method for Data Path Area Estimation During High-Level VLSI
Synthesis
V. Natesan, Anurag Gupta, Srinivas Katkoori, Dinesh Bhatta, Ranga Vemuri .................. 509

8A.3 RT Level Power Analysis
Jianwen Zhu, Poonam Agrawal, Daniel D. Gajski .......................................................... 517

8A.4 Statistical Design of Macro-models For RT-level Power Evaluation
Qing Wu, Chihshun Ding, Chengta Hsieh, Massoud Pedram ............................................ 523

Session 8B
Logic Synthesis and Modeling
Chair: Yosinori Watanabe
Co-Chair: Hiroyuki Ochi

8B.1 AND/OR Reasoning Graphs for Determining Prime Implicants in Multi-Level
Combinational Networks
Dominik Stoffel, Wolfgang Kunz, Stefan Gerber .............................................................. 529

8B.2 Efficient Synthesis of AND/XOR Networks
Yibin Ye, Kaushik Roy ......................................................................................................... 539

8B.3 An Optimization of AND-OR-EXOR Three-Level Networks
Debatosh Debnath, Tsutomu Sasao .................................................................................... 545
A New Description of CMOS Circuits at Switch-Level
Massoud Pedram, Xunwei Wu .................................................. 551

Session 8C
Module Generation and FPGA Layout
Chair: Xianlong Hong
Co-Chair: Hitoshi Kitazawa

8C.1 A Two-dimensional Transistor Placement for Cell Synthesis
Shunji Saika, Masahiro Fukui, Noriko Shinomiya, Toshiro Akino ............ 557
8C.2 DP-Gen: A Datapath Generator for Multiple-FPGA Applications
Wen-Jong Fang, Allen C.-H. Wu, Ti-Yen Yen, Tsair-Chin Lin ............... 563
8C.3 A Simultaneous Placement and Global Routing Algorithm with Path Length
Constraints for Transport-Processing FPGAs
Nozomu Togawa, Masao Sato, Tatsuo Ohtsuki ............................. 569
8C.4 Not Necessarily More Switches More Routability
Yu-Liang Wu, Douglas Chang, Malgorzata Marek-Sadowska, Shuji Tsukiyama .... 579

Session 8D (Panel Discussion)
Design Standardization for 2001
Organizer: Hisakazu Edamatsu
Moderator: Hitoshi Yoshizawa
Invited talk
"The SEMATECH Chip Hierarchical Design System - New Paradigms for Deep Submicron Design"
Gregory Ledenbach
Panel "The Role of Design Standardization in Future Complex Design"
Panelists: Steven L. Glaser, Andrew Graham, Klaus ten Hagen, Gregory Ledenbach,
Tadahiko Nakamura, Yoshihide Sugiura ..................................... 585

Session 9A
Aspects of Hardware and Software Synthesis
Chair: Graham R. Hellestrand
Co-Chair: Yoshiaki Miyazaki

9A.1 On the Control-subroutine Implementation of Subprogram Synthesis
Cheng-tsung Hwang, Hsiao-Chien Weng, Yu-Chin Hsu, Mike Tien-Chien Lee .... 587
9A.2 A Procedure for Software Synthesis from VHDL Models
Venkatram Krishnaswamy, Rajesh Gupta, Prithviraj Banerjee .................... 593
9A.3 Built-in Chaining: Introducing Complex Components into Architectural Synthesis
Peter Marwedel, Birger Landwehr, Rainer Dömer ................................ 599

Session 9B
Sequential Synthesis
Chair: Nachiket Urdhwareshe
Co-Chair: Hitomi Sato

9B.1 BDD-based Logic Partitioning for Sequential Circuits
Ming-Ter Kuo, Yifeng Wang, Chung-Kuan Cheng, Masahiro Fujita ............ 607
9B.2 Cube-Embedding Based State Encoding for Low Power Design
De-Sheng Chen, Majid Sarrafzadeh ........................................... 613
9B.3 On Synthesis of Speed-Independent Circuits at STG Level
Kuan-Jen Lin, Chi-Wen Kuo ................................................... 619
Session 9C
Theoretical Aspects of Layout Design
Chair: Chong-Min Kyung
Co-Chair: Atsushi Takahashi

9C.1 A Mapping from Sequence-Pair to Rectangular Dissection
H. Murata, K. Fujiyoshi, T. Watanabe, Y. Kajitani ........................................... 625

9C.2 Solving Constrained Via Minimization by Compact Linear Programming
C.-J. Richard Shi .......................................................... 635

9C.3 Efficient Routability Checking for Global Wires in Planar Layouts
Naoyuki Iso, Yasushi Kawaguchi, Tomio Hirata ............................................ 641

9C.4 Topological Routing Path Search Algorithm with Incremental Routability Test
Toshiyuki Hama, Hiroaki Etoh .......................................................... 645

Session 9D (Tutorial)
VHDL Analog and Mixed-Signal Extensions Through Examples
Alain Vachoux .......................................................... 649